|  | Commit message (Collapse) | Author | Age | Files | Lines | 
|---|
| | 
| 
| 
| 
| 
| 
| | Reverts charge pump current changes for 10 MHz reference / 184.32 MHz
master clock rate case that caused additional phase noise.
Signed-off-by: michael-west <michael.west@ettus.com> | 
| | 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| | The checks from the new clang-tidy file are applied to the source tree
using:
$ find . -name "*.cpp" | sort -u | xargs \
      --max-procs 8 --max-args 1 clang-tidy --format-style=file \
      --fix -p /path/to/compile_commands.json
Note: This is the same procedure as 107a49c0, but applied to all the new
code since then. | 
| | 
| 
| 
| 
| | - modify PLL charge pump values to improve phase coherence
- affects reference clocks of 11.52 MHz, 23.04 MHz, and 30.72 MHz | 
| | 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| | Applying formatting changes to all .cpp and .hpp files in the following
directories:
```
find host/examples/ -iname *.hpp -o -iname *.cpp | \
    xargs clang-format -i -style=file
find host/tests/ -iname *.hpp -o -iname *.cpp | \
    xargs clang-format -i -style=file
find host/lib/usrp/dboard/neon/ -iname *.hpp -o -iname *.cpp | \
    xargs clang-format -i -style=file
find host/lib/usrp/dboard/magnesium/ -iname *.hpp -o -iname *.cpp | \
    xargs clang-format -i -style=file
find host/lib/usrp/device3/ -iname *.hpp -o -iname *.cpp | \
    xargs clang-format -i -style=file
find host/lib/usrp/mpmd/ -iname *.hpp -o -iname *.cpp | \
    xargs clang-format -i -style=file
find host/lib/usrp/x300/ -iname *.hpp -o -iname *.cpp | \
    xargs clang-format -i -style=file
find host/utils/ -iname *.hpp -o -iname *.cpp | \
    xargs clang-format -i -style=file
find mpm/ -iname *.hpp -o -iname *.cpp | \
    xargs clang-format -i -style=file
```
Also formatted host/include/, except Cpp03 was used as a the language
standard instead of Cpp11.
```
sed -i 's/ Cpp11/ Cpp03/g' .clang-format
find host/include/ -iname *.hpp -o -iname *.cpp | \
    xargs clang-format -i -style=file
```
Formatting style was designated by the .clang-format file. | 
| | 
| 
| 
| 
| 
| 
| | These compiler warnings mostly pop up on MSVC. Most of them are due to
inconsistent usage of size_t, uint{8,16,32}_t, and even int.
This commit changes types mostly such that variables have the correct
type to begin with, although it also contains a few explicit type-casts. | 
| | 
| 
| 
| 
| 
| 
| 
| | Add a new clocking mode to automatically configure arbitrary master
clock rates.
Co-authored-by: Brent Stapleton <brent.stapleton@ettus.com>
Co-authored-by: Martin Braun <martin.braun@ettus.com> | 
| | |  | 
| | 
| 
| 
| 
| 
| 
| | All copyright is now attributed to "Ettus Research, a National
Instruments company".
SPDX headers were also updated to latest version 3.0. | 
| | |  | 
| | |  | 
| | 
| 
| 
| 
| 
| 
| 
| | types)
- Also removes all references to boost/cstdint.hpp and replaces it with
  stdint.h (The 'correct' replacement would be <cstdint>, but not all of our
  compilers support that). | 
| | 
| 
| 
| 
| 
| 
| | - Disabled MAX2871 VCO auto selection for phase sync
- Added checks for new phase sync constraints recently published by Maxim
- Added dboard_clock_rate option for X300
- Adjusted timing of SYNC signal relative to dboard referenc clock | 
| | 
| 
| 
| | - Delays changed after ADC config change and FPGA fixes | 
| | 
| 
| 
| | This reverts commit a12b24027fe1af9ca51949f6a9333ac5451690ef. | 
| | 
| 
| 
| | - This changed with the ADS62P44 -> ADS62P48 design change | 
| | 
| 
| 
| | - Characterized over process and temperature | 
| | |  | 
| | |  | 
| | 
| 
| 
| 
| 
| 
| | - This function allows delaying divider pairs using the digital and analog
  delay blocks in the LMK divider
- ctrl object caches delay for later retrieval
- Minor fixes to LMK regmap | 
| |\  
| | 
| | 
| | 
| | 
| | 
| | | Conflicts:
	host/lib/usrp/common/ad9361_ctrl.hpp
	host/lib/usrp/common/ad9361_driver/ad9361_device.h
	host/lib/usrp/e300/e300_remote_codec_ctrl.hpp | 
| | | |  | 
| |\| 
| | 
| | 
| | 
| | | Conflicts:
	host/lib/usrp/x300/x300_clock_ctrl.cpp | 
| | | |  | 
| |\| |  | 
| | | 
| | 
| | 
| | | - Increased filter loop bandwith on clock control chip | 
| |/  
|   
|   
|   
|   
|   
|   
|   
| | - Switched DAC to DCI delay bypass mode because we
  shift the DCI in the FPGA now
- Changed LMK control to add 900ps delay to DAC clocks
  to be consistent with the radio_clk delay. The timing
  analyzer is expecting the two clocks to have a 0 deg
  phase diff. | 
| | 
| 
| 
| 
| 
| 
| 
| 
| 
| 
| | - DAC: Squashed configuration into 2 main operations: reset and reset_and_resync
- DAC: Put in sleep mode during configuration
- DAC: Synchronize only if streaming to more than one DAC
- DAC: Use falling edge sync mode
- DAC: Fixed power up/down settings
- DAC: Frontend sync failure is fatal
- Clocks: Refactored clock source change logic
- Clocks: Cleaned up init and lock-check sequence | 
| |\ |  | 
| | | |  | 
| |\| |  | 
| | | |  | 
| |/ |  | 
| | |  | 
| | 
| 
| 
| 
| 
| 
| 
| 
| 
| | - Added analog delay for radio clock
	- Added analog delay for DAC reference clocks
	- Removed resetting of clock control
	- Removed setting of reference clock and PPS to external sources during initialization
- Fixes for set_time_unknown_pps
	- Removed wait for PPS edge after setting time from GPSDO
	- Changed set_time_unknonw_pps to time out based on system time rather than device VITA time | 
| | 
| 
| 
| 
| 
| | - Fixed typos.
- Renamed reset() to reset_clocks().
- Created wait_for_ref_locked() function. | 
| | 
| 
| 
| 
| 
| | several seconds to lock.
Added reset to the clock control and called it whenever the clock reference is changed. | 
| | |  | 
|  |  |