Commits per author per week (path 'fpga/usrp2/opencores/spi/rtl/verilog/spi_top16.v')