aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/usrp3/top/b200/b200_core.v
diff options
context:
space:
mode:
authorAshish Chaudhari <ashish@ettus.com>2014-08-20 09:31:33 -0700
committerAshish Chaudhari <ashish@ettus.com>2014-08-20 09:31:33 -0700
commit9fb6c2919ad9e7e736c837186861b362ba80cdfa (patch)
tree576291345a63a4bfd1db7c4443c36551c924de27 /fpga/usrp3/top/b200/b200_core.v
parent72eae0503393966dfb2b961835ad1f9c5e5265e7 (diff)
downloaduhd-9fb6c2919ad9e7e736c837186861b362ba80cdfa.tar.gz
uhd-9fb6c2919ad9e7e736c837186861b362ba80cdfa.tar.bz2
uhd-9fb6c2919ad9e7e736c837186861b362ba80cdfa.zip
fpga: Added FPGA code for B200 AD9361 host driver addition
Diffstat (limited to 'fpga/usrp3/top/b200/b200_core.v')
-rw-r--r--fpga/usrp3/top/b200/b200_core.v2
1 files changed, 1 insertions, 1 deletions
diff --git a/fpga/usrp3/top/b200/b200_core.v b/fpga/usrp3/top/b200/b200_core.v
index dc8baba4f..ec8d0ff5a 100644
--- a/fpga/usrp3/top/b200/b200_core.v
+++ b/fpga/usrp3/top/b200/b200_core.v
@@ -72,7 +72,7 @@ module b200_core
localparam SR_CORE_READBACK = 8'd32;
localparam SR_CORE_GPSDO_ST = 8'd40;
localparam SR_CORE_PPS_SEL = 8'd48;
- localparam COMPAT_MAJOR = 16'h0003;
+ localparam COMPAT_MAJOR = 16'h0004;
localparam COMPAT_MINOR = 16'h0000;
/*******************************************************************