aboutsummaryrefslogtreecommitdiffstats
path: root/fpga/docs/usrp3/sim/libs_general.md
diff options
context:
space:
mode:
authorWade Fife <wade.fife@ettus.com>2020-09-08 20:04:56 -0500
committermichael-west <michael.west@ettus.com>2020-09-11 00:44:25 -0700
commit830455fae53e9e63146798ba075460cfa2e6ae3a (patch)
treea62fcf57efc7fa8852ea4f7fc4c5429b37753889 /fpga/docs/usrp3/sim/libs_general.md
parenta25f9306274583513531fb0537372b8bf03625da (diff)
downloaduhd-830455fae53e9e63146798ba075460cfa2e6ae3a.tar.gz
uhd-830455fae53e9e63146798ba075460cfa2e6ae3a.tar.bz2
uhd-830455fae53e9e63146798ba075460cfa2e6ae3a.zip
fpga: docs: Update user manual for UHD 4.0
Diffstat (limited to 'fpga/docs/usrp3/sim/libs_general.md')
-rw-r--r--fpga/docs/usrp3/sim/libs_general.md15
1 files changed, 5 insertions, 10 deletions
diff --git a/fpga/docs/usrp3/sim/libs_general.md b/fpga/docs/usrp3/sim/libs_general.md
index 4bc154dc2..f4f110968 100644
--- a/fpga/docs/usrp3/sim/libs_general.md
+++ b/fpga/docs/usrp3/sim/libs_general.md
@@ -1,4 +1,7 @@
-# General Purpose Libraries
+# Legacy Simulation Libraries
+
+This document describes legacy simulation libraries used by some testbenches.
+They are included here due to their continued use.
## Execution and Reporting (sim\_exec\_report.vh)
@@ -130,20 +133,12 @@ Shortcut macros to create typical clock and reset signals.
// - reset_duration: Duration of reset assertion
//
-## File I/O (sim\_file\_io.sv)
+## File I/O (sim\_file\_io.svh)
### interface data\_file\_t
Defines a ``data_file_t`` interface with the following functions:
-#### ctor
-
- // Create a handle to a data_file with
- // - FILENAME: Name of the file
- // - FORMAT: Data format (HEX, DEC, OCT, BIN, FLOAT)
- // - DWIDTH: Width of each element stored in the file (one line per word)
- //
-
#### open
// Open the data file for reading or writing.