diff options
author | Matt Ettus <matt@ettus.com> | 2009-09-02 17:28:57 -0700 |
---|---|---|
committer | Matt Ettus <matt@ettus.com> | 2009-09-02 17:28:57 -0700 |
commit | fb04ad0eb86ea0cfa65be66c09c8424213c9c932 (patch) | |
tree | fed22703437bec514f8407187d0cfdc6c525908e /control_lib/newfifo/fifo_2clock_cascade.v | |
parent | a3ebf209706e424df88a0f5abbb12b80147c922b (diff) | |
download | uhd-fb04ad0eb86ea0cfa65be66c09c8424213c9c932.tar.gz uhd-fb04ad0eb86ea0cfa65be66c09c8424213c9c932.tar.bz2 uhd-fb04ad0eb86ea0cfa65be66c09c8424213c9c932.zip |
cleaning up the new fifos
Diffstat (limited to 'control_lib/newfifo/fifo_2clock_cascade.v')
-rw-r--r-- | control_lib/newfifo/fifo_2clock_cascade.v | 27 |
1 files changed, 27 insertions, 0 deletions
diff --git a/control_lib/newfifo/fifo_2clock_cascade.v b/control_lib/newfifo/fifo_2clock_cascade.v new file mode 100644 index 000000000..2abbbf3b5 --- /dev/null +++ b/control_lib/newfifo/fifo_2clock_cascade.v @@ -0,0 +1,27 @@ + +module cascadefifo_2clock + #(parameter DWIDTH=32, AWIDTH=9) + (input wclk, input [DWIDTH-1:0] datain, input src_rdy_i, output dst_rdy_o, output [AWIDTH-1:0] level_wclk, + input rclk, output [DWIDTH-1:0] dataout, output src_rdy_o, input dst_rdy_i, output [AWIDTH-1:0] level_rclk, + input arst); + + wire [DWIDTH-1:0] data_int1, data_int2; + wire src_rdy_int1, src_rdy_int2, dst_rdy_int1, dst_rdy_int2; + + fifo_short #(.WIDTH(DWIDTH)) shortfifo + (.clk(wclk), .reset(arst), .clear(0), + .datain(datain), .src_rdy_i(src_rdy_i), .dst_rdy_o(dst_rdy_o), + .dataout(data_int1), .src_rdy_o(src_rdy_int1), .dst_rdy_i(dst_rdy_int1) ); + + newfifo_2clock #(.DWIDTH(DWIDTH),.AWIDTH(AWIDTH)) fifo_2clock + (.wclk(wclk), .datain(data_int1), .src_rdy_i(src_rdy_int1), .dst_rdy_o(dst_rdy_int1), .level_wclk(level_wclk), + .rclk(rclk), .dataout(data_int2), .src_rdy_o(src_rdy_int2), .dst_rdy_i(dst_rdy_int2), .level_rclk(level_rclk), + .arst(arst) ); + + fifo_short #(.WIDTH(DWIDTH)) shortfifo2 + (.clk(rclk), .reset(arst), .clear(0), + .datain(data_int2), .src_rdy_i(src_rdy_int2), .dst_rdy_o(dst_rdy_int2), + .dataout(dataout), .src_rdy_o(src_rdy_o), .dst_rdy_i(dst_rdy_i) ); + +endmodule // fifo_2clock_casc + |