diff options
| author | Marcus Müller <marcus.mueller@ettus.com> | 2015-08-02 16:31:53 +0200 |
|---|---|---|
| committer | Martin Braun <martin.braun@ettus.com> | 2015-08-03 13:15:19 -0700 |
| commit | 2e8b546ee336d65998320a8622f1b103d24dc8d7 (patch) | |
| tree | 5b53715a9f48ad1b13095bca5c2a69e61e8c62ab | |
| parent | 62011cff7326aca24d064d1a5f54ba0a5a16e93b (diff) | |
| download | uhd-2e8b546ee336d65998320a8622f1b103d24dc8d7.tar.gz uhd-2e8b546ee336d65998320a8622f1b103d24dc8d7.tar.bz2 uhd-2e8b546ee336d65998320a8622f1b103d24dc8d7.zip | |
docs: Added X3x0 LEDs table
| -rw-r--r-- | host/docs/usrp_x3x0.dox | 24 |
1 files changed, 24 insertions, 0 deletions
diff --git a/host/docs/usrp_x3x0.dox b/host/docs/usrp_x3x0.dox index 7183efc04..bf2323b71 100644 --- a/host/docs/usrp_x3x0.dox +++ b/host/docs/usrp_x3x0.dox @@ -609,6 +609,30 @@ The +3.3V is for ESD clamping purposes only and not designed to deliver high cur Please see the \ref page_gpio_api for information on configuring and using the GPIO bus. +\subsection x3x0_hw_on_board_leds On-Board LEDs + +|LED | | Description | +|-------|---------------|-------------------------------| +|DS1 |1.2V |power | +|DS2 |TXRX1 |Red: TX, Green: RX | +|DS3 |RX1 |Green: RX | +|DS4 |REF |reference lock | +|DS5 |PPS |flashes on edge | +|DS6 |GPS |GPS lock | +|DS7 |SFP0 |link | +|DS8 |SFP0 |link activity | +|DS10 |TXRX2 |Red: TX Green: RX | +|DS11 |RX2 |Green: RX | +|DS12 |6V |daughterboard power | +|DS13 |3.8V |power | +|DS14 |3.3V |management power | +|DS15 |3.3V |auxiliary management power | +|DS16 |1.8V |FPGA power | +|DS16 |3.3V |FPGA power | +|DS19 |SFP1 |link | +|DS20 |SFP1 |link active | +|DS21 |LINK |link activity | + \subsection x3x0_hw_chipscope Debugging custom FPGA designs with Xilinx Chipscope Xilinx chipscope allows for debugging custom FPGA designs similar to a logic analyzer. |