From fd3e84941de463fa1a7ebab0a69515b4bf2614cd Mon Sep 17 00:00:00 2001
From: Martin Braun <martin.braun@ettus.com>
Date: Tue, 7 Oct 2014 11:25:20 +0200
Subject: Removed copy of FPGA source files.

---
 fpga/usrp3/lib/dsp/srl.v | 27 ---------------------------
 1 file changed, 27 deletions(-)
 delete mode 100644 fpga/usrp3/lib/dsp/srl.v

(limited to 'fpga/usrp3/lib/dsp/srl.v')

diff --git a/fpga/usrp3/lib/dsp/srl.v b/fpga/usrp3/lib/dsp/srl.v
deleted file mode 100644
index bbd8ac1c9..000000000
--- a/fpga/usrp3/lib/dsp/srl.v
+++ /dev/null
@@ -1,27 +0,0 @@
-//
-// Copyright 2011 Ettus Research LLC
-//
-
-
-
-module srl
-  #(parameter WIDTH=18)
-    (input clk,
-     input rst,
-     input write,
-     input [WIDTH-1:0] in,
-     input [3:0] addr,
-     output [WIDTH-1:0] out);
-   
-   genvar 		i;
-   generate
-      for (i=0;i<WIDTH;i=i+1)
-	begin : gen_srl
-	   SRL16E
-	     srl16e(.Q(out[i]),
-		    .A0(addr[0]),.A1(addr[1]),.A2(addr[2]),.A3(addr[3]),
-		    .CE(write|rst),.CLK(clk),.D(in[i]));
-	end
-   endgenerate
-
-endmodule // srl
-- 
cgit v1.2.3