From 7bf8a6df381a667134b55701993c6770d32bc76b Mon Sep 17 00:00:00 2001
From: Josh Blum <josh@joshknows.com>
Date: Fri, 22 Jan 2010 11:56:55 -0800
Subject: Moved usrp2 fpga files into usrp2 subdir.

---
 control_lib/srl.v | 21 ---------------------
 1 file changed, 21 deletions(-)
 delete mode 100644 control_lib/srl.v

(limited to 'control_lib/srl.v')

diff --git a/control_lib/srl.v b/control_lib/srl.v
deleted file mode 100644
index fa28c7669..000000000
--- a/control_lib/srl.v
+++ /dev/null
@@ -1,21 +0,0 @@
-
-module srl
-  #(parameter WIDTH=18)
-    (input clk,
-     input write,
-     input [WIDTH-1:0] in,
-     input [3:0] addr,
-     output [WIDTH-1:0] out);
-   
-   genvar 		i;
-   generate
-      for (i=0;i<WIDTH;i=i+1)
-	begin : gen_srl
-	   SRL16E
-	     srl16e(.Q(out[i]),
-		    .A0(addr[0]),.A1(addr[1]),.A2(addr[2]),.A3(addr[3]),
-		    .CE(write),.CLK(clk),.D(in[i]));
-	end
-   endgenerate
-
-endmodule // srl
-- 
cgit v1.2.3