| Commit message (Collapse) | Author | Age | Files | Lines |
| ... | |
| | |
| |
| |
| | |
Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
|
| | |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
The sc16-sc16 wire to host type converter is effectively an I/Q swap
or 16-bit byteswap for little and big endian cases respectively. This
implmentation is a subset of fc32 and fc64 converters without the
floating point portion and scaling.
The resulting byte ordering is as follows:
-----------------
| A | B | C | D | Wire
-----------------
0 1 2 3
-----------------
| C | D | A | B | Litte-endian
-----------------
0 1 2 3
-----------------
| B | A | D | C | Big-endian
-----------------
0 1 2 3
Signed-off-by: Tom Tsou <tom.tsou@ettus.com>
|
| | |
| |
| |
| | |
Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
|
| | |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
The sc16-sc16 wire to host type converter is effectively an I/Q swap
or 16-bit byteswap for little and big endian cases respectively. This
implmentation is a subset of fc32 and fc64 converters without the
floating point portion and scaling.
The resulting byte ordering is as follows:
-----------------
| A | B | C | D | Wire
-----------------
0 1 2 3
-----------------
| C | D | A | B | Litte-endian
-----------------
0 1 2 3
-----------------
| B | A | D | C | Big-endian
-----------------
0 1 2 3
Signed-off-by: Tom Tsou <tom.tsou@ettus.com>
|
| | | |
|
| | | |
|
| |\|
| |
| |
| |
| |
| |
| | |
Conflicts:
fpga-src
host/CMakeLists.txt
host/cmake/Modules/UHDVersion.cmake
|
| | |
| |
| |
| |
| | |
Max rate is now set to 53248000, allowing for more than 8MS/s,
which is closer to the actual value that USB2 can handle.
|
| | | |
|
| | | |
|
| | | |
|
| |\| |
|
| | |
| |
| |
| | |
Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
|
| | |
| |
| |
| |
| |
| |
| |
| | |
This is a change from behaviour so far. Before the GPS was only
on while UHD is running. This behaviour was confusing users,
and didn't match our other devices.
Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
|
| | |
| |
| |
| |
| |
| |
| | |
Before the device time wasn't set for E310 on initialization.
This will allow 'query_gpsdo_sensors' to pass if gps has lock.
Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
|
| |\ \ |
|
| | |\|
| | |
| | |
| | |
| | |
| | | |
Conflicts:
fpga-src
host/CMakeLists.txt
|
| | | | |
|
| | | | |
|
| | |\| |
|
| | | | |
|
| | | |
| | |
| | |
| | |
| | | |
When auto tick rate is used, and the sampling rate exceeds the
limits, throw an error instead of coercing to the default rate.
|
| | |\| |
|
| | | | |
|
| | | | |
|
| | | | |
|
| | |\|
| | |
| | |
| | |
| | |
| | | |
Conflicts:
host/lib/usrp/b200/b200_impl.cpp
host/lib/usrp/b200/b200_impl.hpp
|
| | | | |
|
| | | |\ |
|
| | | | |
| | | |
| | | |
| | | | |
B200: Added bit to SR_MISC_OUT register to control ATR mapping from radio to frontend
|
| | | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
Conflicts:
host/lib/usrp/b200/b200_iface.hpp
host/lib/usrp/b200/b200_impl.cpp
|
| | | | | |
|
| | | | | |
|
| | | | |
| | | |
| | | |
| | | |
| | | | |
Conflicts:
host/lib/transport/libusb1_base.cpp
|
| | |\ \ \
| | | |/
| | |/| |
|
| | | | | |
|
| | | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
When returning an invalid payload in handle_async_task, Boost 1.58
does not allow NULL to be returned; instead, to be more compatible,
use the correct type initialized to (0, []).
|
| | | | | |
|
| | | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
When returning an invalid payload in handle_async_task, Boost 1.58
does not allow NULL to be returned; instead, to be more compatible,
use the correct type initialized to (0, []).
|
| | | | | |
|
| | | | |
| | | |
| | | |
| | | | |
- In MIMO mode, tick rate will be 1/2 the interface rate
|
| | | | |
| | | |
| | | |
| | | |
| | | |
| | | | |
- Master clock rate cannot be less than 10 MHz, which is the
MMCM's minimum operating frequency in the FPGA's capture
interface.
|
| | | | | |
|
| | | | |
| | | |
| | | |
| | | | |
- The firmware is a subset of the FPGA so this order makes sense
|
| |\| | |
| | | |
| | | |
| | | |
| | | | |
Conflicts:
host/lib/usrp/x300/x300_clock_ctrl.cpp
|
| | |\| |
| | | |
| | | |
| | | |
| | | | |
Conflicts:
host/CMakeLists.txt
|
| | | |/ |
|
| | |\|
| | |
| | |
| | |
| | |
| | |
| | | |
Conflicts:
host/lib/usrp/b200/b200_io_impl.cpp
host/lib/usrp/common/ad9361_driver/ad9361_device.cpp
host/lib/usrp/common/ad9361_driver/ad9361_device.h
|
| | | | |
|
| | | | |
|